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[571 ABSTRACT 
A low noise R F  signal phase comparator comprised of 
two high stability driver-buffer amplifiers (16 and 18) 
driving a double balanced mixer (14) which operate to 
generate a beat frequency between the two R F  input 
signals coupled to the amplifiers from the R F  sources. 
The beat frequency output from the mixer is applied to 
a low noise zero crossing detector (20) which generates 
a square wave outpbt whose positive and negative 
going edges provide a measure of the phase difference 
between the two RF inputs. Temperature stability is 
provided by mounting the amplifiers (16 and 18) and 
mixer (14) on a common circuit board (29) with the 
active circuit elements (62, 68, 70, 82, 88, 90, 110) 
thereof being located on one side of a circuit board (29) 
while the passive circuit elements (112) are located on 
the opposite side. A common heat sink (28) consisting of 
a relatively thick metal plate of relatively large mass 
and having a plurality of recesses or bores (31, 33, 35, 
37,39,41) formed therein is located adjacent the circuit 
board (29) such that the active circuit elements (62,68, 
70, 82,88, 90, 110) are embedded into the bores which 
has the effect of slowing down the effect of ambient 
temperature changes and reduces the temperature gra- 
dients between the active circuit elements, and thus 
improving the cancellation of temperature effects inher- 
ent in such devices. Additionally, the two amplifiers (16 
and 18) include individual voltage regulators (70 and 
90) which effectively increases RF isolation by reduc- 
ing cross-talk through the power supply connected 
thereto. 
19 Claims, 9 Drawing Figures 
f 26 
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wave whose positive and negative going edges corre- 
spond to the phase difference between two RF signals 
The foregoing as well as other objects, features and 
5 advantages of the invention will become more apparent 
from the following detailed description when taken in 
conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF DRAWINGS 
HIGH STABILITY BUFFERED PHASE 
COMPARATOR applied to the amplifiers. 
ORIGIN OF INVENTION 
The invention described herein was made by employ- 
ees of the United States Government and may be manu- 
factured and used by or for the Government for govern- 
mental purposes without the payment of any royalties 
thereon or therefor. 10 FIG. 1 is an electrical block diagram generally illus- 
trative of the invention; 
FIGS. 2A and 2B depict a detailed electrical sche- 
matic diagram of the Dreferred embodiment of the in- 
CROSSREFERENCETORELATED 
APPLICATION - 
This application is related to an application for an 
invention entitled, “High Stability Amplifier”, (GSC l5 
12,646-1) U.S. Ser. No. 284,290, filed in the names of the 
present inventors on July 17, 1981. The application is 
also assigned to the assignee of this invention. 
vention; 
FIG. 3 is a perspective view generally illustrative of 
the composite housing structure for the circuitry shown 
in FIGS. 2A and 2B; 
FIG. 4 is a perspective view of the common heat sink 
for a portion of the circuitry shown in FIG. 2A; 
FIG. 5 is a cross sectional view ofthe housing shown 
in FIG. 3 taken along the lines 5-5 thereof; 
FIG. 6 is an electrical block diagram of a typical 
application of the subject invention; 
FIG. 7 is an electrical block diagram helpful in under- 
1. Technical Field 
The invention relates generally to electrical signal 2o 
phase comparators and more particularly to a phase 
comparator for R F  signals which exhibits a relatively 
high degree of RF isolation and stability with respect to 
ambient temperature changes. 
2. Background Art 25 standing the configuration shown in FIG. 6 and 
teristic for the application shown in FIG. 6. 
In applications where it is required to compare the FIG. 8 is a graph illustrative of the stability charac- 
phases of two RF signals that are nearly the same fre- 
quency with a higher degree of precision, such as being 
able to measure the phase difference to within DETAILED DESCRIPTION OF INVENTION 
sources interacting with each other, it is necessary to 
provide a relatively large amount of signal isolation 
therebetween. This is achieved by means of buffer am- 
plifiers between the signal sources. While known prior 
art signal buffers operate to provide a certain degree of 
x lo- l2  seconds bicoseconds) without the 30 Referring now to the drawings and more particularly 
to FIG. 1, disclosed thereat is a system for comparing 
the phase of two relatively high precision RF signal 
generators 10 and 12 whose frequencies are substan- 
2q tially the same. While the system is adapted to operate 
isolation, the means by which phase cornparis& has 
heretofore been made has been found to be inadequate 
particularly where temperature stability is concerned. It 
has been found that unless a relatively high stability 
with respect to ambient temperature changes is main- 
tained, phase noise results which prevents the measure- 
ment of phase difference with a desired degree of reso- 
lution. 
Accordingly, it is an object of the present invention 
to provide a low noise phase comparator which is oper- 
able at RF frequencies. 
Another object of the invention is to provide a low 
noise phase comparator which exhibits a relatively high 
degree of output stability with respect to changes in 
ambient temperature. 
Still another object of the invention is to provide a 
low noise phase comparator which provides a high 
degree of isolation between relatively high precision 
frequency sources. 
Still a further object of the invention is to provide a 
phase comparator adapted to meet the variety of precise 
time and frequency measurement and distribution tasks. 
STATEMENT OF INVENTION 
These and other objects are provided by means of a 
high stability buffer phase comparator comprised of a 
pair of high stability, driver-buffer amplifier circuits 
coupled to a double balanced mixer located in a com- 
mon housing along with a common heat sink into which 
are embedded the active elements of the amplifier and 
mixer circuits. The output of the balanced mixer is fed 
to a signal level crossing detector which is located in an 
adjoining housing and is adapted to generate a square 
dd 
with RF signals covering the range from 30 KHz to 45 
MHz, in the preferred embodiment the frequency 
sources 10 and 12 comprise atomic frequency standards 
such as a cesium frequency standard or a standard im- 
40 plemented by means of a hydrogen maser where 5 MHz 
signals are provided thereby. In order to compare their 
relative frequencies, the sources 10 and 12, which for 
example provide a 5.0 MHz and 4.999999 MHz fre- 
quency output, respectively, are coupled to a double 
45 balanced mixer 14 by means of a pair of signal amplifiers 
16 and 18 which provide amplification and buffering for 
the two signals from the sources 10 and 12. The mixer 
operates in a well known manner to heterodyne the two 
RF signals and provide a difference signal, comprising 
50 for example a one Hertz beat frequency signal, which is 
applied to a zero crossing detector 20 having a low pass 
filtered input and providing a very fast, e.g. -20 nano- 
second (1 X 10-9 sec.), rise time output pulse. The zero 
crossing detector 20 generates a square wave output 
55 whose positive and negative going edges correspond to 
the phase difference between two RF inputs from the 
sources 10 and 12. An event clock 24, when coupled to 
the output of the zero crossing detector 20, is adapted to 
measure the time of the edge crossings of the positive 
60 and negative going edges and provide an indication of 
the phase difference between the 5.0 MHz and 4.999999 
MHz inputs. 
In order to provide an accurate measure of the phase 
difference between the extremely stable frequency 
65 sources 10 and 12, it is necessary that the circuitry im- 
plementing the balanced mixer 14 and the amplifiers 16 
and 18, and to a lesser extent the zero crossing detector 
20 not degrade the phase stability of the RF signals 
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translated thereby and thus there is a requirement that a 10 to connector 42 is applied by way of lead 60 to a 
relatively high degree of output stability must be exhib- single driver transistor 62 through a coupling capacitor 
ited particularly with respect to ambient temperature 64 and a resistor voltage divider network 66. The driver 
changes over a relatively long period of time. transistor 62 typically comprises a Motorola type 
In order to achieve such a performance, the circuitry 5 2N2857N-P-N transistor coupled in a feedback circuit 
embodying the balanced mixer 14 and the amplifiers 16 arrangement to the non-inverting input (+) of an opera- 
and 18 as-shown in FIG. 2A is located in a-common 
metallic housing 26 shown in FIG. 3 and which also 
includes therein a common heat sink 28 for all of the 
active circuit elements used to implement the mixer 14 
and the amplifiers 16 and 18. The heat sink 28 comprises 
a relatively large mass and operates to slow down the 
effect of ambient temperature changes and reduces tem- 
perature gradients across the active circuit components, 
thus improving the cancellation of temperature effects 
inherent in such devices. The heat sink 28 is shown in 
detail in FIG. 4 and will be considered in further detail 
subsequently. In addition to the common housing 26, a 
second metal housing 27 is also shown in FIG. 3 which 
is utilized to house the circuitry shown in FIG. 2B 
which circuitry includes the circuit components for 
implementing the zero crossing detector 20 shown in 
FIG. 1. The two housings 26 and 27 are contiguously 
fastened together by means not shown. 
Referring now briefly to FIG. 5, which is a transverse 
cross section of FIG. 3, the interior of the housing 26, in 
addition to including the heat sink 28 also includes a 
circuit board 29 placed in close proximity to the heat 
sink 28. Three members 30, 32 and 34 of seven are 
shown mounted on one side of the circuit board 34 
projecting into the heat sink 28. These members 30, 32 
and 34 constitute the top portion or covers of hermeti- 
cally sealed packaging means for the active circuit ele- 
ments (semiconductors) included in the amplifier 16 and 
fit into the bores 31, 33 and 35 of FIG. 4. In the same 
fashion the bores 37, 39 and 41 (FIG. 4) receive the 
packaging means containing the active circuit elements 
in the amplifier 16 while the bore 43 accepts the active 
circuit elements in an integrated circuit embodying the 
double balanced mixer 14. The circuit board 29, more- 
over, is held in position by opposing spacer members 36 
with the circuit board being secured thereto by means 
of screw type hardware 37. Insofar as the adjoining 
housing 27 is concerned, it also includes a circuit board 
38 centrally located therein. It is held in position by 
means of spacer elements 29 and flat headed screws 40 
passing through the top cover plate. FIG. 5 additionally 
discloses an input connector 42 located in one end (far) 
wall 43 of the housing 26. This connector is adapted to 
receive one of the R F  inputs to the amplifiers 16 and 18 
shown in FIG. 1. FIG. 5 also shows a connector 44 
located in the far end wall 46 of the housing 27 which 
has for its purpose coupling of power supply potentials 
to the circuitry included in both housings 26 and 27. 
Referring now to the schematic diagram of the elec- 
tronic circuitry included in the preferred embodiment 
of the invention, reference will now be made to FIGS. 
2A and 2B. Referring first to FIG. 2A which includes 
the buffer amplifiers 16 and 18 and the mixer 14, a pair 
of R F  signal input terminals in the form of co-axial 
connectors 42 and 48 are adapted to be coupled to the 
R F  signal sources 10 and 12 (FIG. 1). Connector 48 is 
located in the opposite end wall 50 of the housing 26 as 
shown in FIG. 5. Both of the buffer amplifiers 16 and 18 
are comprised of three major components, namely a 
voltage regulator, a driver transistor and an operational 
amplifier. More specifically with respect to buffer am- 
plifier 16, the R F  input signal coupled from the source 
tionafamplifier 68 which typically comprises a National 
Semiconductor LH0033 integrated circuit module. 
Both the transistor 62 and the operational amplifier 68 
10 are adapted to receive a regulated +Vi supply potential 
provided by a R F  signal isolating voltage regulator 70 
which receives an unregulated +Vi power supply po- 
tential from the connector 44 (FIG. 2B) via lead 71 after 
being filtered by a combination of inductor 72 and ca- 
15 pacitor 74. The voltage regulator 70 typically comprises 
a Motorola type MC1569G integrated circuit module. 
What is significant, however, is that the transistor 62, 
the operational amplifier 68 and the voltage regulator 
70 are encapsulated in packages which are mounted on 
20 the circuit board 29 and include respective cover mem- 
bers 30,32 and 34 as shown in FIG. 5 which are embed- 
ded in the recesses or bores 31,33 and 35 of the common 
heat sink 28. 
In operation, the transistor 62 whose collector is 
25 connected to a load resistor 63 and whose emitter is 
connected to ground through the resistor 65 and capaci- 
tors 67, acts as a signal gain device. The operational 
amplifier 68, on the other hand, operates as a unity gain 
signal isolation device. The gain for the composite feed- 
30 back amplifier implemented by the combination of the 
transistor 62 and the operational amplifier 68 is deter- 
mined by the component values of a feedback resistor 
76 coupled from the output of the operational amplifier 
68 back to the base of transistor 62 as well as a capacitor 
35 78 coupled from the collector of transistor 62 back to its 
base. 
In a like manner, the R F  input signal from the source 
12 applied to the input connector 48 is coupled to the 
base of transistor 82 via the circuit lead 81, the coupling 
40 capacitor 84 and the resistor voltage divider network 
86. Also coupled to the transistor 82 is a collector load 
resistor 83 and a grounded emitter resistor 85 which is 
shunted by capacitor 87. The transistor 82 is coupled to 
the non-inverting input( +) of the operational amplifier 
45 88 in a feedback amplifier circuit arrangement with both 
circuit components being powered from a regulated 
+Vi potential applied from a second R F  signal isolat- 
ing voltage regulator 90 which is coupled to the unregu- 
lated supply potential +Vi via the inductor 92 and the 
50 capacitor 94 coupled to lead 71. Both voltage regulators 
70 and 90 effectively increase R F  isolation on each 
respective channel by reducing cross-talk through the 
power supply, not shown, providing, inter alia, the 
power supply potential +Vi. The feedback circuit ar- 
55 rangement including transistor 82 and the operational 
amplifier 88 also includes the feedback resistor 96 and 
feedback capacitor 98 which again operate to control 
the gain of the signal output from transistor 82 while the 
operational amplifier 88 comprises a unity gain device 
60 for providing proper signal isolation. The single transis- 
tor 82, the operational amplifier 88 and the voltage 
regulator 90 also are encapsulated in packaging means 
having cover members, not shown, which are embed- 
ded in the recesses 37, 39 and 41 of the common heat 
65 sink block 28 shown in FIG. 4 however, these cover 
members are identical to the members 30, 32 and 34. 
In addition to having the active semiconductor com- 
ponents of the amplifiers 16 and 18 embedded in the 
4,42 5;5 43 
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heat sink 28, the heat sink 28 also includes a centrally junction 142. Extremely fast operation is provided even 
located recess or bore 43 as shown in FIG. 4 which is though the input is filtered by the network 123. In order 
adapted to accommodate the cover portion, not shown, to provide further amplification, a third operational 
of the integrated circuit module 110 implementing the amplifier 144 is utilized having its non-inverting input 
mixer 14 and which has the outputs of the operational 5 terminal coupled to the junction 142 by means of resis- 
amplifiers 68 and 88 coupled thereto via the resistive- tor 146, the operational amplifier 144 additionally oper- 
capacitive networks 80 and 100. The recess 43 is gener- ates as a comparator by means of having its negative 
ally rectangular in shape due to the fact that the physi- input connected to ground by means of the resistor 148. 
cal configuration of the housing of an MCL type SRA1- Thus all three operational amplifiers 122, 132 and 144 
1 double balanced mixer which is utilized in the pre- 10 are configured as comparator amplifiers referenced to 
ferred embodiment has such a shape. Accordingly, the ground with the output amplifier 144 being coupled to 
shape of the recesses formed in the common heat sink 28 a terminal 150. The resistive-capacitive networks 125, 
depends upon the physical characteristics of the hous- 127, 135, 137, 145 and 147 are shown coupled to the 
ings for the active components embedded therein. What operational amplifiers to establish the required bias 
is significant about the component mounting on the 15 levels for proper operation. 
circuit board 29 in the housing 26 is that the active By measuring the time difference between the edge 
components as shown in FIG. 5 are mounted on one crossings of the zero crossing detector 20 as evidenced 
side of the circuit board 29 while the passive circuit by the positive and negative going edges of a square 
components which are shown by a general designation wave output which appears at the output connector 
112, (FIG. 5) are located on the other side of the circuit 20 150, the phase difference between the RF inputs from 
board. Such an arrangement provides a means whereby sources 10 and 12 can be determined when applied to 
the effect of ambient temperature change on the indi- the event clock 24 shown in FIG. 1. With the circuitry 
vidual devices is not only slowed down, but tempera- shown in FIG. 2A having its active circuit components 
ture gradients therebetween are reduced, which has the embedded in the heat sink 28 which comprises a rela- 
added advantage that the temperature effects inherent 25 tively large mass in comparison to the mass of the active 
in matched semiconductor devices are cancelled. This is elements and the circuitry as shown in FIG. 2B which 
particularly true for the semiconductor devices utilized implements a zero crossing detector, high stability is 
in the double balanced mixer 14 which uses four achieved despite changing ambient temperature. A high 
matched diodes, not shown. electrical isolation exists between the input RF signals 
The output of the double balanced mixer 14 is filtered 30 due to the fact that individual voltage regulators 70 and 
by means of the combination of a series inductor 114 90 provided on each channel act to reduce cross-talk 
and two capacitors 116 and 118. The filter output signal through the power supply. Enhancement of operation 
from the mixer 14 is fed by a signal feedthrough con- also results due to the double balancing of the mixer 14 
ductor 120 to the zero crossing detector 20 located on and the use of four matched diodes in the mixer 14: 
the circuit board 38 contained in the housing 27 and 35 One typical application for the subject invention is 
shown by the phantom line 113 of FIG. 5. This circuitry illustrated in FIG. 6 and involves a phase comparison 
is shown in FIG. 2B. system employing a dual mixer technique where it is 
Referring now to FIG. 2B, a first operational ampli- desired to monitor the phase between two extremely 
fier 122 is shown having its non-inverting (+) input stable frequency sources 152 and 154 and to alter the 
terminal coupled to the inductor 114 of FIG. 2A via 40 phase of, for example, source 152 to bring it into syn- 
feedthrough 119 (FIG. 5) by means of resistor 124 while chronism with source 154. The source 152 comprises a 
its inverting (-) input terminal is coupled to ground controlled oscillator which can be digitally controlled 
(zero potential) by means of resistor 126. While a com- from a signal applied from a digital data buss 156 in 
mon ground exists between the two circuit boards 29 accordance with the output of a multi-channel event 
and 38 due to the metal contact between the housings 26 45 clock 158 coupled to a pair of mixers 160 and 162 which 
and 27, it is shown schematically by a circuit lead 121. have a common offset frequency applied thereto from 
The operational amplifier 122 is powered by means of an offset oscillator 164 which has a frequency of, for 
+V2 power supply potential and -V power supply example, 4.999999 MHz while the frequency of the 
potential appearing on the circuit busses 128 and 130 sources 152 and 154 is 5.0 MHz. Components 166, 168, 
having respective filter capacitors 129 and 131 coupled 50 and 170 comprise amplifier circuits corresponding to 
therefrom to ground. The operational amplifier 122 the amplifiers 16 and 18 shown in FIG. 2A while ampli- 
operates as a voltage comparator referenced to ground fiers 172 and 174 are separate amplifier configurations 
and is thus able to operate as a zero crossing detector; shown, for example, in the cross referenced application 
however, the circuit also includes a capacitive-resistive Ser. No. 284,290 (GSC 12,646-1) 
feedback network 123 which implements a low pass 55 Referring now to FIG. 7, in the double mixer tech- 
filter circuit to provide a low pass filtered input. In nique, the offset oscillator 164 acts as a transfer oscilla- 
order to provide abrupt leading and trailing edges (-20 tor of nominal angular frequency O P E  which is used to 
nanoseconds) of the output from the operational ampli- heterodyne the output frequency 00 from two refer- 
fier 122 which occurs at circuit junction 130, a second ence sources A and B which consist of the oscillators 
operational amplifier 132 is coupled to circuit junction 60 152 and 154. As shown, a time interval counter 158 will 
130 by means of resistor 134. Resistor 134 is coupled to measure the time difference between the zero crossings 
the non-inverting (+) input terminal of operational of two beats from the mixers 160 and 162 wherein one 
amplifier 132 while its inverting (-) input terminal is beat is operable to provide a start control for the event 
connected to ground by means of resistor 136. The clock 158 of FIG. 7 while the other is adapted to pro- 
operational amplifier 132 thus also acts as a zero cross- 65 vide a stop signal for the clock. This time difference 
ing detector; however, there is also coupled thereto a corresponds to the phase difference between the 5.0 
feedback network comprised of oppositely poled paral- MHz sources 152 and 154. This measurement in digital 
le1 diodes 138 and 140 which provides a square wave at form outputted from the event clock 158 of the data 
4.42$,543 
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buss 156 is adapted to track and bring the controlled 
oscillator 152 into phase with the source 154. As shown 
in FIG. 7, the system also includes an R F  output control 
circuit 157 which comprises an R F  switch which is 
adapted to couple a second 5.0 MHz signal from a con- 
trolled oscillator 153 to the mixer 160 in the event that 
another source is to be utilized for comparison or the 
controlled oscillator 152 for some reason or another 
becomes inoperative. 
A typical longterm stability characteristic achieved 
by the subject invention is shown in FIG. 8 as it pertains 
to the phase comparison system shown in FIG. 6. Refer- 
ring now to FIG. 8 where, for example, ambient tem- 
perature as evidenced by graphical curve 175 varies 
over a 5' C. temperature range for a period of time 
(15X9900 sec.) which corresponds to several days, the 
phase stability of the comparison between the two 
sources 152 and 154 which is measured at the event 
clock 158 is shown by graphical curve 176. Phase stabil- 
ity on the order of one picosecond (1 X 10-12 sec.) is 
shown to result notwithstanding a frequency variation 
of the transfer oscillator 164 as evidenced by the graphi- 
cal curve 177 which varies in accordance with the am- 
bient temperature. 
Thus the system as shown in FIG. 6 is adapted, for 
example, to intercompare a plurality of hydrogen ma- 
sers, not shown, with sub-picosecond resolution. Such a 
system is also adapted to provide a means of tracking 
the average phase of multiple cesium frequency stan- 
dards. Also in a remote distribution of measurement 
system, such an arrangement can be used to monitor an 
R F  signal sent from a main site down a cable and return 
the same R F  signal to the main site via a parallel cable 
and by monitoring the changes in phase in the parallel 
cable, the main site can determine a correction to bring 
a remote R F  signal source of essentially the same fre- 
quency in phase with the R F  frequency at the main site. 
Having thus shown and described what is at present 
considered to be the preferred embodiments of the in- 
vention, it should be noted that the detailed specifica- 
tion set forth above has been made by way of explana- 
tion only and not limitation and accordingly all modifi- 
cations, alterations and changes coming within the spirit 
and scope of the invention are herein meant to be in- 
cluded. 
We claim: 
1. A low noise R F  signal phase comparator for signals 
of substantially the same frequency and providing a 
high degree of R F  isolation and relatively high phase 
stability for changes in ambient temperature, compris- 
ing: 
first and second buffer amplifier means (16, 18) 
adapted to be coupled to respective input signals of 
substantially the same frequency; 
signal mixer means (14) coupled to said first and sec- 
ond means (16, 18) and being operable to hetero- 
dyne said input signals to provide a difference sig- 
nal output; 
8 
detector means (20) coupled to said mixer means 
including a signal level crossover detector (122, 
132) for providing an output signal of varying am- 
plitude exhibiting relatively abrupt leading and 
trailing edges at crossings of a predetermined signal 
level whereby crossings of said predetermined 
signal level provide an indication of the phase dif- 
ference between said input signals. 
2. The phase comparator as defined by claim 1 
10 wherein said signal level crossover detector comprises: 
third amplifier means receptively coupled to said 
mixer means and a reference node maintained at 
said predetermined signal level for providing a first 
intermediate signal indicative of differences in am- 
plitude between said difference signal output and 
said predetermined signal level; and 
fourth amplifier means receptively coupled to said 
third amplifier means and said reference node for 
generating a square wave indicative of differences 
in amplitude between said intermediate signal and 
said predetermined signal level. 
3. The phase detector as defined in claim 2 wherein: 
said third amplifier means includes a first active ele- 
ment having a first output port, a first input port 
coupled to said mixer means via a first node and 
another input port maintained at said signal level, 
and a filter stage coupled between said first node 
and said first output port; and 
said fourth amplifier means includes a second active 
element having a second output port, a second 
input port coupled to said first output port and 
another input port coupled to said reference node, 
and a feedback stage formed by oppositely poled 
diodes coupled between said second input port and 
said second output port. 
4. The phase comparator as defined by claim 1 
wherein said common heat sink means (28) comprises a 
thermally conductive element and having a plurality of 
4o recesses (31, 33, 35, 37, 39, 41, 43) formed therein and 
wherein said active circuit elements (62, 68, 70, 82, 88, 
90,110) are embedded in said plurality of recesses. 
5. The phase comparator as defmed by claim 1 
wherein said active circuit elements (62, 68, 70, 82, 88, 
45 90, 110) include package means (30, 32, 34) which are 
embedded in said plurality of recesses (31,33,35,37,39, 
41, 43). 
6. The phase Comparator as defined by claim 1 
wherein said first and second amplifier means (16, 18) 
50 includes a respective circuit mounting board element 
(29) and wherein said active circuit elements (62,68,70, 
82, 88, 90, 110) are mounted one side thereof and said 
passive circuit elements (112) are mounted on the other 
side thereof. 
7. The phase comparator as defined by claim 1 
wherein said heat sink means comprises a relatively 
thick block (28) of heat conductive material and having 
a mass which is relatively large in comparison to said 
active circuit elements (62,68,70,82,88,90,110) of said 
5 
2o 
25 
3o 
35 
55 
said first and second amplifier means and said mixer 60 first and second amplifikr means (16,18) and said mixer 
means each including both active and passive cir- means (14). 
cuit elements; 8. The phase comparator as defined by claim 1 and 
common heat sink means (28) in thermal contact with additionally including first housing means (26) having 
said active circuit elements (62,68,70 and 82,88 90 located therein said first and second amplifier means 
and 110) of said first and second amplifier means 65 (16, 18) said signal mixer means (14) and said common 
(16, 18) and said mixer means (14) for providing a heat sink means (28); and 
common temperature reference for said active cir- second housing means (27) having located therein 
cuit elements; and said detector means (20), 
4,425,543 
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said first housing means including means (42, 48) for at least one comparator circuit (122) having first (+) 
coupling input signals to said first and second am- and second (-) inputs and wherein one (-) of said 
Plifier means (16, W, signal feedthrough means inputs is coupled to ground reference potential and 
(120) coupling said mixer means (14) to said detec- wherein the other (+) input is connected to said signal 
tor means (2% and means (150) on said second 5 mixer means (14), said comparator circuit being opera- 
housing (27) for coupling output signals from said ble to compare the amplitude of said difference signal 
detector means. output from said signal mixer means against ground 
9* The Phase comparator as defined by claim 1 potential and providing an output signal having positive 
wherein said first and second amplifier means (16, 18) and negative going edges at the ground potential cross- 
are each comprised of respective voltage regulator 10 over point. 
(70, 90) for regulating a power supply Potential 
applied thereto and providing RF isolation from 
cross-ta1k through the Source providing said power 
potential and a pair Of interconnected 
15. The phase comparator as defined by claim 14 
wherein said at least one phase comparator (122) corn- 
prises an operational amplifier having a capacitive-resis- 
tive feedback network (22) coupled thereto, said feed- circuits (62, 68 and 82, 88) interconnected in feedback 15 back network thereby implementing a lowpass filter 
coupled to said operational amplifier (122). circuit relationship, and being powered by a regulated 
from said voltage regulator means. additionally including another comparator circuit (132) 10. The phase comparator as defined by claim 9 having a pair of inputs (+, -) wherein one of said pair wherein one of said pair of amplifier circuits comprises 20 of inputs (+) is coupled to the output of said at least one a signal gain producing circuit (62, 82) said second am- 
comparator circuit (122) and the other input (-) is plifier circuit (68, 88) of said pair comprises a signal 
isolation circuit, and wherein said mixer (14) coupled to ground potential and additionally including 
comprises a double balanced mixer including matched circuit means (138) coupled thereto for providing rela- 
diode means. 25 tively abrupt leading and trailing edges of said output 
11. The phase comparator as defined by claim 10 
wherein said gain producing circuit (62, 82) includes a as defined by l6 
prises a unity gain isolation circuit. an operational amplifier and wherein said circuit means 
wherein said unity gain isolation circuit (68,88) includes ing edges comprises a diode network coupled to said 
an operational amplifier. operational amplifier. 
13. The phase comparator as defined by claim 12 18. The Phase comparator as defined by claim 17 
wherein the interconnection of said pair of amplifier wherein said diode network (138) comprises a Pair of 
circuits in feedback circuit relationship includes a 35 diodes connected in Parallel in mutually opposite Polar- 
tor (76, 96) coupled from the output of said isolation ity relation. 
circuit (68, 88) to the input of said gain producing cir- 19. The phase comparator as defined by claim 16 and 
cuit (62, 82) and a capacitor (78, 98) coupled from the additionally including another phase comparator (144) 
output of said gain producing circuit (62, 82) to the having a pair of inputs (+, -) wherein one of said 
input of said gain producing circuit, and wherein said 40 inputs (+) is coupled to the output of said another phase 
resistor (76, 96) and capacitor (78, 79) act in combina- comparator (132) and the other input (-) is coupled to 
tion to determine the signal gain of said gain producing ground potential and providing an output signal having 
circuit. a predetermined signal amplitude and relatively abrupt 
14. The phase comparator as defined by claim 1 leading and trailing edges. 
power potentia' (-kV REG) thereto 16. The phase comparator as defined by claim 14 and 
17. The phase 
transistor wherein said isolation circuit (68, 88) corn- wherein Said another Phase comparator (132) comprises 
12. The phase comparator as defined by claim 11 30 (138) for Providing relatively abrupt leading and trail- 
wherein said signal level crossover detector comprises 45 * * * * *  
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